


Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE






FIG. 2-3





FIG. 2-4






FIG. 3-2




FIG. 3A

1 I XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		ontext Descriptors:	1) Wake-up Events (Bits 8-15)	0 = kill	1 =voluntary	2 = SRAM	4 = SDRAM	8 = FBI	16 = INTER_THREAD	$32 = PCI_DMA_1$	$64 = PCI_DMA_2$	$128 = SEQ_NUM_LSB$	2) db -> branch defer amount (Bit 17)	3) va -> value of sequence number (Bit 7)	4) OPCODE Bits (29-31)	5) cxt_cmd		FIG. 38
7 1 1 1 1 1 1 XXXXXX		Context Descr	1) Wake-u	0 = kil	1 = VO	2 = SF	4 = SI	8 = FB	16 = IN	32 = PC	64 = PC	128 = SE	$ $ 2) $db \rightarrow l$	3) $va -> v$	4) OPCOD	5) cxt_cm		
	-	Tilililixxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Tilililixxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	TififitixXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Tififitoxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Tififitoxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER_THREAD	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER_THREAD 32 = PCI_DMA_1	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER_THREAD 32 = PCI_DMA_1 64 = PCI_DMA_2	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FB! 16 = INTER_THREAD 32 = PCI_DMA_1 64 = PCI_DMA_1 64 = SEQ_NUM_LSB	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER THREAD 32 = PCI_DIMA_1 64 = PCI_DIMA_2 128 = SEQ_VUM_LSB 2) db -> branch defer amount (Bit 17)	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER_THREAD 32 = PCI_DMA_1 64 = PCI_DMA_2 128 = SEQ_NUM_LSB 2) db -> branch defer amount (Bit 17) 3) va -> value of sequence number (Bit 7)	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER THREAD 32 = PCI_DIMA_1 64 = PCI_DIMA_2 128 = SEQ_NUM_LSB 2) db -> branch defer amount (Bit 17) 3) va -> value of sequence number (Bit 7) 4) OPCODE Bits (29-31)	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER_THREAD 32 = PCI_DMA_1 64 = PCI_DMA_2 128 = SEQ_NUM_LSB 2) db -> branch defer amount (Bit 17) 3) va -> value of sequence number (Bit 7) 4) OPCODE Bits (29-31) 5) cxt_cmd	Context Descriptors: 1) Wake-up Events (Bits 8-15) 0 = kill 1 = voluntary 2 = SRAM 4 = SDRAM 8 = FBI 16 = INTER_THREAD 32 = PCI_DIM4_1 64 = PCI_DIM4_2 128 = SEQ_NUM_LSB 2) db -> branch defer amount (Bit 17) 3) va -> value of sequence number (Bit 7) 4) OPCODE Bits (29-31) 5) cxt_cmd








FIG. 3C







Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE






Applicant(s): Matthew J. Adiletta










10 cycles vs. 14

FIG. 5A





Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE





PARALLEL PROCESSOR ARCHITECTURE





ATU Notes:


- a) Core to FboxRegs: use sram_push_data_bus
- b) Core to FBI Regs: use private ATU/FBI cmd/data bus
- c) Core reads FboxRegs: use SRAM_pull_data_bus
- d) Core reads FBIRegs: use sram_push_data_bus (makes sram appear Tike another Fbox to FBI on sram push bus)


Cmd_Req_R<2:0>
000 none
001 Sram Chain
010 SDR chain
011 Sram
100 SDR
101 FBI
110 PCI
111

Tx_CMD_drv_en_R<1:0>
0 none
1 grant

FIG. 6-4

Applicant(s): Matthew J. Adiletta
PARALLEL PROCESSOR ARCHITECTURE





T_Cmd_type_R<2:0>
000: bus idle 001: SDRAM
010: SRAM 011: SRAM-csr
100: PCI 101: reserved
110: FBI 111: Scratch

Fbox Branch/Ctx Choices					
1) FBI_sdone 2) FBI_auto_push 3) Ithread_sdone 4) signal_rec_cxt 5) Seq#1_change (flag) 6) Seq#2 change (flag) 7) SRAM_sdone 8) SDRAM_sdone 9) volunteer_cxx_swap 10) Rec_req_available (flag) 11) SDRAM rd parity en (flag) 12) Fbox_push_protect 13) ccodes, contexts and kill	br / ctx br / ctx br br				

FIG. 6-6